View 7805ALPRPDS_8257285.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 memory all data sheets are subject to change without notice (858) 503-3300 fax: (858) 503-3301- www.maxwell.com p reliminary 16-bit latchup protected adc 7805alp ?2001 maxwell technologies all rights reserved. 12.19.01 rev 6 1000583 f eatures : ? 16-bit organization ? latchup protection technology? ?r ad -p ak ? radiation-hardened against natural space radia- tion ? total dose hardness: - > 50 krads(si), depending upon space mission ? latchup converted to reset. - rate based on cross section and mission. ? package: - 28 pin r ad -p ak ? flat pack - 28 pin r ad -p ak ? dip ? 100 khz min sampling rate ? standard 10v input range ? advance cmos technology - 86 db min sinad with 20 khz input - single 5v supply operation - utilizes internal or external reference - full parallel data output - power dissipation: 132 mw max d escription : maxwell technologies? 7805alp high-speed analog-to-digital converter features a greater t han 50 krad (si) total dose toler- ance, depending upon space mission. using mawell?s radia- tion-hardened r ad -p ak ? packaging technology, the 7805alp incorporates the commercial ads 7805 from burr brown. this device is latchup protected by maxwell technologies? lpt? technology. the 7805alp, 16-bit sampling a/d using state-of- the-art cmos structure. the device contains a complete 16- bit capacitor-based sar a/d with s/h, reference, clock, inter- face for microprocessor use, and three-state output drivers. the 7805alp is specified at a 100 khz sampling rate, and guaranteed over the full tem perature range. laser-trimmed scaling resistors provide an industry-standard 10v input range, while the innovative desi gn allows operation from a sin- gle 5v supply, with power dissipation of under 132 mw. maxwell technologies' patented r ad -p ak ? packaging technol- ogy incorporates radiation shie lding in the microcircuit pack- age. it eliminates the need for box shielding while providing the required radiation shielding fo r a lifetime in orbit or space mission. in a geo orbit, r ad -p ak provides greater than 100 krad (si) radiation dose toleranc e. this product is available with screening up to class s. logic diagram
memory p reliminary 2 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 1. 7805alp p inout d escription p in n umber n ame d igital i/o d escription 1v in analog input. 2 agnd1 analog ground. used internally as ground reference point. 3 ref reference input/output. 2.2 f tantalum capacitor to ground 4 cap reference buffer capacitor. 2.2 f tantalum capacitor to ground. 5 agnd2 analog ground. 6 d15 (msb) 0 data bit 15. most significant bit (m sb) of conversion results. when status is high*, d15 must not be driven high. 7 d14 0 data bit 14. when status is high*, d14 must not be driven high. 8 d13 0 data bit 13. when status is high*, d13 must not be driven high. 9 d12 0 data bit 12. when status is high*, d12 must not be driven high. 10 d11 0 data bit 11. when status is high*, d11 must not be driven high. 11 d10 0 data bit 10. when status is high*, d10 must not be driven high. 12 d9 0 data bit 9. when status is high*, d9 must not be driven high. 13 d8 0 data bit 8. when status is high*, d8 must not be driven high. 14 dgnd digital ground 15 d7 0 data bit 7. when status is high*, d7 must not be driven high. 16 d6 0 data bit 6. when status is high*, d6 must not be driven high. 17 d5 0 data bit 5. when status is high*, d5 must not be driven high. 18 d4 0 data bit 4. when status is high*, d4 must not be driven high. 19 d3 0 data bit 3. when status is high*, d3 must not be driven high. 20 d2 0 data bit 2. when status is high*, d2 must not be driven high. 21 d1 0 data bit 1. when status is high*, d1 must not be driven high. 22 d0 (lsb) 0 data bit 0. least significant bit (lsb) of conversion results. when status is high*, d0 must not be driven high. 23 status* 0 status when high indicates latc hup protection is active and output data is invalid. capacitive loading should not exceed 1000 pf. 24 r/c iwith cs low and busy high, a falling edge of r/c initiates a new conversion. when status is high*, cs and r/c must not be driven high. 25 cs i internally or?d with r/c . if r/c low, a falling edge on cs initiates a new conver- sion. when status is high*, cs and r/c must not be driven high. 26 busy 0 at the start of a conversion, busy goes low and stays low until the conversion is completed and the digital outputs have been updated. 27 decplng supply voltage high speed decoupling pin. decouple to ground with 1.0 f ceramic capacitor. 28 v s supply input. nominally 5v. decouple to ground with 10 f tantalum capacitor.
memory p reliminary 3 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 2. 7805alp a bsolute m aximum r atings p arameter s ymbol m in t yp m ax u nit analog inputs v in cap ref -25 v s 9 -- -- -- 25 agnd2 - 0.3 -- v ground voltage difference dgnd agnd1 agnd2 -0.3 -0.3 -0.3 -- -- -- 0.3 0.3 0.3 v supply input v s -- 7 v digital inputs -0.3 -- vs + 0.3 v internal power dissipation -- -- 825 mw maximum junction temperature t j -- -- 165 c t able 3. 7805alp dc a ccuracy s pecifications p arameter c onditions m in t yp m ax u nit integral linearity error -- -- 3 lsb differential linearity error -- -- 4, -1 lsb no missing codes 1 1. not tested. 15 -- -- bits transition noise 2 2. typical rms noise at worst case transitions and temperatures. -- 1.3 -- lsb full scale error 3,4 3. measured with various fixed resistors. 4. full scale error is worst case - full scale or +full scale untrimmed deviation from ideal fi rst and last code transitions, di vided by the transition voltage (not divided by the full-sca le range) and included the effect of offset error. -- -- 0.5 % full scale error drift -- 7 -- ppm/ c bipolar zero error 3 -- -- 10 mv bipolar zero error drift -- 2 -- ppm/ c power supply sensitivity 4.8v < v s < 5.25v -- -- 8 lsb t able 4. 7805alp d igital i nputs p arameter m in t yp m ax u nit v il -0.3 -- 0.8 v v ih 2.0 -- v s +0.3 v i il , i ih -- -- 10 a
memory p reliminary 4 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 5. 7805alp a nalog i nputs p arameter m in t yp m ax u nit voltage ranges 1 1. tested by application of signal. -10 10 10 v impedance -- 23 -- k ? capacitance -- 35 -- pf t able 6. 7805alp t hroughput s peed p arameter m in t yp m ax u nit conversion time -- 7.6 8 s complete cycle (acquire and convert) -- -- 10 s throughput rate 1 1. not tested. 100 -- -- khz t able 7. 7805alp ac a ccuracy s pecifications p arameter t est c onditions m in t yp m ax u nit spurious-free dynamic range 1,2 1. all specifications in db are referred to a full-scale 10v input. 2. guaranteed by design. f in = 45 khz 90 -- -- db total harmonic distortion 1,2 f in = 45 khz -- -- -90 db signal-to-(noise + distortion) 1,2 f in = 45 khz 83 -- -- db -60db input -- 30 -- signal-to-noise 1,2 f in = 45 khz 83 -- -- db full-power bandwidth 3 3. full-power bandwidth defined as full-scale input frequency at wh ich signal-to-(noise + distorti on) degrades to 60 db or 10 bi ts of accuracy. -- 250 -- khz t able 8. 7805alp s ampling d ynamics p arameter t est c onditions m in t yp m ax u nit aperture delay -- 40 -- ns transient response fs step -- 2 -- s overvoltage recovery 1 1. recovers to specified performance after 2 x f s input overvoltage. -- 150 -- ns
memory p reliminary 5 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 9. 7805alp r eference p arameter m in t yp m ax u nit internal reference voltage 2.48 2.5 2.52 v internal reference source current (must use external buffer) -- 1 -- a internal reference drift -- 8 -- ppm/ c external reference voltage range for specified linearity 1 1. tested by application of signal. -- 2.5 -- v external reference current drain 2 2. not tested. -- -- 100 a t able 10. 7805alp d igital o utputs p arameter t est c onditions m in t yp m ax u nit data formatting (parallel 16-bits binary two?s complement) data coding binary two?s complement v ol (i sink = 1.6ma) 4.0 -- -- 0.4 v v oh (i source = -400 a) 4.0 -- -- v leakage current high-z state, v out = 0v to v s -- -- 5 a output capacitance high-z state -- 10 -- pf t able 11. 7805alp p ower s upplies p arameter t est c onditions m in t yp m ax u nit v s 4.8 5 5.25 v i s -- 20.3 -- ma power dissipation f s = 100 khz -- 102 132.0 mw t able 12. 7805alp d igital t iming p arameter m in t yp m ax u nit bus access time -- -- 83 ns bus relinquish time -- -- 83 ns
memory p reliminary 6 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 13. 7805alp t emperature p arameter m in t yp m ax u nit specified performance -40 -- 85 c derated performance 1 1. tested by application of signal. -55 -- 125 c storage -65 -- 150 c t able 14. 7805alp c onversion t iming 1 1. tested by application of signal. d escription s ymbol m in t yp m ax u nit convert pulse width t 1 40 -- 7000 ns data valid delay after r/c low t 2 -- -- 8 s busy delay from r/c low t 3 -- -- 85 ns busy low t 4 -- -- 8 s busy delay after end-of-conversion t 5 -- 220 -- ns aperture time t 6 -- 40 -- ns conversion time t 7 -- 7.6 8 s acquisition time t 8 -- -- 2 s bus relinquish time t 9 10 35 83 ns busy delay after data valid t 10 50 200 -- ns previous data valid delay after r/c low t 11 -- 7.4 -- s throughput time t 7 + t 8 -- 9 10 s r/c to cs setup time t 12 10 -- -- ns time between conversions t 13 10 -- -- s bus access time t 14 10 -- 83 ns t able 15. 7805alp c ontrol l ine f unction for r ead and c onvert cs r/c busy o peration 1 x x none. databus is in hi-z state. 0 1 initiates conversion "n". databus remains in hi-z state. 0 1 initiates conversion "n". databus enters hi-z state. 01 conversion "n" completed. valid data from conversion "n" on the databus. 1 1 enables databus with valid data from conversion "n". 1 0 enables databus with valid data from conver sion "n-1". conversion "n" in progress.
memory p reliminary 7 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 1. c onversion t iming with o utputs e nabled after c onversion (cs tied low) 0 0 enables databus with valid data from co nversion "n-1". conversion "n" in progress." 00 new conversion initiated without acquisition of a new signal. data will be invalid. cs and/or r/c must be high when busy goes high. x x 0 new convert commands ignored. conversion "n" in progress. t able 15. 7805alp c ontrol l ine f unction for r ead and c onvert cs r/c busy o peration
memory p reliminary 8 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 2. u sing cs to c ontrol c onversion and r ead t iming lpt ? operation latchup protection technology (lpt ? ) automatically detects an increase in the supply current of the 7805alp con- verter due to a single event effect an d internally cycles the powe r to the converter off, th en on, which restores the steady state operation of the device. a simplified block diagram of the 7805alp circuitry is shown in figure 1. the cir- cuitry consists of a protected device, the ads7805 die, a current sensor, a power switch, and a status output driver. f igure 3. l atchup p rotection d iagram vs i/os power switch protected device status output decplng vdig vana byte ads7805 7805alprp dgnd agnd2 agnd1 current sensor status driver
memory p reliminary 9 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 differences between the7805a and the ads7805 because the 7805a uses the ads7805 die to perform the analog to digital conversion function its operation and per- formance is very similar to the ads7 805 packaged part from burr-brown. in ge neral the operation and application will be the same for both parts. there are two primary differences: the operation of the supply pins and the operation of the byte and status pins. the ads7805 provides separate analog and digital supp ly pins. the 7805a provides a single supply input v s pin in place of the v dig pin which powers both the analog and digital circuitry through the lpt ? current sensor and power switch. the v s power supply should be treated as an analog supply and isol ated from noise on the system digital power supply. the low side of the power switch connects to the ads7805 die power pads and to the package dec- plng pin which replaces the vana pin. the decplng pin allows low esr ceramic capaci tors to directly decouple the ads7805 die. caution: the decplng pin must not be co nnected to the power supply since this will defeat the lpt ? power switch and could result in latchup of the device during operation in a radiation environment. electrolytic capacitors should not be connected to the decplng pin because the large capacitance will increase the recovery time of the 7805a. the primary functional difference between the ads7805 and the 7805a is that the byte signal of the ads7805 is internally grounded and the pin function is replaced by the status output. grounding the byte signal permanently assigns the data output signal bits 15:0 as shown in the 7805a pinout diagram where bit15 is the msb and bit 0 is the lsb. a high level status signal indicates that a single event induced latchup current was detected by the lpt ? circuitry causing power to be removed from the protected device. caution: during the time that po wer is removed from the protected device, it is critical that external circuitry driv ing the device i/o pins does no t backdrive the device supply. backdriving the supply could contribute to an extended or even a permanent latchup condition. in order to prevent backdriving the supply, the status signal should be used in the system to tri-state or gate external i/o drive circuits to a low state. similarly, if the data outp uts are connected to a bus with other bus driver circuits, all external data bus drivers must be tri-stated and individual pull up resistors to the supply voltage (if used on the data bus) must not be less than 10 k ? typical to assure proper single event effect recovery. tri-stating of inputs should occur within 100 nsec after the rise of the status pin. th e byte signal can be made available in place of the status signal at customer request. status can also be used to gene rate an input to the system data processor indicating that an lpt ? cycle has occurred, and the protected device outp ut accuracy may not be met until after the respective reco very time to the event. the status signal is generated from an advanced cmos logic gate output. this output may not exhibit a monotonic falltime and may even oscillate briefly while powe r is being restored to the protected device and the decou- pling capacitance is charged. loading on the status output should be minimized because this signal is used inter- nally by the 7805a. it is recommended that load current not exceed 2 ma and load capacitance be kept well below 1000 pf. a summary of the pin differences between the ads7805 and 7805a is provided below. t able 16. p in d ifferences p in n umber ads7805 7805a p in d ifference d escription 23 byte status a high level status signal indicates that power is removed from the ads7805 die. i/o pins must not be driven high while this signal is active. the byte signal of the ads7805 die is internally grounded but can al so be made available in place of the status pin at customer request.
memory p reliminary 10 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 example circuits for using the 7805a figure 2 shows a typical application circuit for using the 7805a as an input to a digital data processor. this circuit shows the use of the status pin to tri-state the control in puts when the latchup protecti on circuit cycles the power to the protected ads7805 die. figure 3 shows a typical application circuit for connecting the 7805a to a 16-bit data bus with multiple drivers on the bus. tri-state buffers are used to isolate the 7805a data outputs from the data bus. figure 4 shows the typical applica- tion circuit for connecting the 7805a to an 8-bit data bus. f igure 4. t ypical 7805a a pplication c ircuit 27 vana decplng the ads7805 vana and v dig die pads are connected t ogether and are available at the decplng pin. this pin allows exte rnal ceramic capacitors to directly decou- ple the power inputs to the ads7805 di e-to-analog ground. decoupling capaci- tance should not exceed 0.2 uf typical. th is pin must not be connected to a power supply directly since this will defeat the latc hup protection circuitry. electrolytic filter capacitors should not be connected to th is pin but should be connected between the v s pin and ground. 28 v dig v s this is the power supply input for the lp t circuitry and the protected ads7805 die. this supply should be treated as an analog supply with filtering and/or isolation from the noisy system digital power s upply. the lpt latchup current sense and power switch circuitry is located between this pin and the decplng pin. t able 16. p in d ifferences p in n umber ads7805 7805a p in d ifference d escription
memory p reliminary 11 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 5. t ypical 7805a c ircuit with 16- bit b us i nterface f igure 6. t ypical 7805a c ircuit with 8- bit b us i nterface testing the 7805a latchup protection circuitry the decplng pin provides direct access to the 7805alp converter supply pins for attaching external decoupling capacitor(s) to ground. this pin can also be used to test the lpt ? operation by sinking a pulsed current load to ground as shown in the test circuit in figure 5 and as described in the lpt operating characteristics table (table 17)
memory p reliminary 12 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 and lpt timing diagram (figure 7). this test approximates the operation of the 7805a in response to a single event latchup and recovery. during the time that the power is cycled , output signals and data from the 7805 a are invalid. the status signal high indicates that power is removed from the ads7805 die. all input pins must be driven low or tri-stated. when this signal is low, power is applied to the ads7805 die. the status signal can be used to measure the supply recovery time. the status signal can exhibit multiple transitions when power is re-applied and the decoupling capacitors are charged. the duration and number of transitions is dependent on the amount of capacitance used. the supply recovery time interval starts when the supply current rises (causing status to go high) and ends when the status signal stabi- lizes low again. within the functional recovery time interval (typically 25 sec after the lpt circuit reapplies power), the normal func- tional operation of the converter is restored with less than 5% full scale error. additional sett ling time is then required to return to full accurate operation. defined recovery time intervals indi cate that time to recover first is within 8-bit accu- racy, then within 12 bit accuracy, and finally full 16-bit accuracy. these recovery times are primarily due to the single event and power cycling effects on the reference circuits and the settling times of their respective filter capacitors. f igure 7. lpt ? t est c ircuit t able 17. lpt ? o perating c haracteristics p arameter m in t yp m ax u nits supply threshold current - ithr 56 77 99 ma protection time (is peak = .2a) - tpt -- 1 -- sec input tri-state time - tioff -- -- 100 nsec status instability time - tinst -- -- 10 sec supply recovery time (is peak = .2a) - tsr 25 50 100 sec functional recovery time (is peak = .2a) - tfr -- tsr + 25 -- sec 8-bit accuracy recovery time (is peak = .2a) - t8r -- 75 -- msec 12-bit accuracy recovery time (is peak = .2a) - t12r -- 250 -- msec full accuracy recovery time (is peak - .2a) - tfar -- 425 -- msec
memory p reliminary 13 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 8. f igure 9. seu and sel c ross s ection
memory p reliminary 14 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 ad7805/ad7809 interface section the 7805 is a parallel data in put device and contains both control registers and data registers. the system control reg- ister has global control over all dacs in the package while the channel control register allows control over individual dacs in the package. two data registers are also available, one for the 10-bit main dac and the second for the 8-bit sub dac. in the parallel mode, cs and wr, in association with the address pins, control the loading of data. data is transferred from the data register to the dac register under the control of the ldac signal. only data contained in the dac register determines the analog output of any dac. the timing diagram for 10-bit parallel loading is shown in fig- ure 2. the mode pin on the device determines whether writing is to the data registers or to the control registers. when mode is at a logic one, writing is to the data registers. in the next write to the data registers a bit in the channel control register determines whether the main dac or the sub dac is addressed. this means that to address either the main or the sub dac the main/sub bit in the control regi ster has to be set appropriately before the data register write. a logic zero on the mode pin enables writing to the control register. bit md0 determines whether writing is to the system control register or to the addressed channel control register. bringing the clr line low resets the dac registers to one of two known conditions depending on the coding scheme selected. the hardware clear affects both the main and sub da c registers. with offset binary coding a clear sets the output of the main dac to the bottom of the transfer function, vbias/16. with twos complement coding the output of the dac is cleared to midscale which is vbias. a hardware clear always clears the output of the sub dac to midscale thus the output of the sub dac makes zero contribution to the output of the channel. f igure 10. 7805alp i nternal r egisters
memory p reliminary 15 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 7805alp control registers access to the control registers of the 7805alp is achieved by taking the mode pin to a logic low. the control register of these dacs are configured as in figures 11 and 12. there are two control registers associated with the part. sys- tem control register which looks after the input coding, data format, power down, system clear and system standby. the channel control register contains bits that affect the operation of the selected dac. the external address bits are used to select the dacs. these registers are eight bits wide and the last two bits are control bits. the mode pin must be low to have access to the control registers. f igure 11. 7805alp s ystem c ontrol r egister c onfiguration f igure 12. 7805alp c hannel c ontrol r egister c onfiguration the external mode pin must be taken high to allow data to be written to the dac data registers. figure 13 shows the bit allocations when 10-bit pa rallel operation is selected in the system control register. f igure 13. 7805alp m ain dac d ata r egister (t op ) and s ub dac d ata r egister (b ottom ) c onfiguration (mode = 1, 10 /8 = 0) figure 14 shows the bit allocations when 8-bit parallel operat ion is selected in the system control register. db9 to db2 are retained as data bits. db1 acts as a high byte or low byte enable. when db1 is low, the eight msbs of the data word are loaded to the input register. when db1 is high, the low byte consisting of the two lsbs are loaded to the input register. db0 is used to select either the main or su b dac when in the byte mode.
memory p reliminary 16 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 14. 7805alp m ain dac d ata r egister c onfiguration (mode = 1, 10 /8 = 1, main /sub = 0)) figure 15 shows the bit allocati ons for writing to the sub dac. f igure 15. 7805alp s ub dac d ata r egister c onfiguration (mode = 1, main /sub = 1) each dac has a separate channel control register. the following is a brief discussion on the bits in each of the control registers. dac selection (a2, a1, a0) the external address pins in conjunction with cs , wr and mode are used to address the various dac data and con- trol registers. table 18 shows how these dac registers can be addressed on the 7805alp. refer to figures 11 to 15 for information on the registers.
memory p reliminary 17 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 18. 7805alp dac d ata /c ontrol r egister s election t able 7805alp system or channel control register selection md0 0 this enables writing to the system co ntrol register. the contents of this are shown in figure 11. mode must be low to access this control register. 1 this enables writing to the channel control register. the contents of this are shown in figure 12. mode must also be low to access this control register. 7805alp system control register the bits in this register allow control over all dacs in the package. the control bits include data format (10 /8), power down (pd ), dac input coding select (bin/comp ), system standby (sstby) and a system clear (sclr). the function of these bits is as follows: data format 10 /8 0 10-bit parallel loading structure. 1 byte loading structure. (8+2 loading). input coding bin/comp 0 twos complement coding.
memory p reliminary 18 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 1 offset binary coding. power down pd 0 complete power-down of device. 1 normal operation (default on power-up). system standby sstby 0 normal operation. 1 all dacs in the package put in standby mode (defaulton power-up). system clear sclr 0 normal operation. 1 all dacs in the package are cleared to a known state depending on the coding scheme selected. the sclr bit clears the main dacs only; the sub dacs are unaffected by the system clear function. the main dac is cleared to different levels depending on the coding schem e. with offset binary coding the main dac output is cleared to the bottom of the transfer function vbias/ 16. with twos complement coding the main dac output is cleared to midscale vbias. the channel output will be the sum of the main dac and sub dac contribu- tions. 7805alp channel control register this register allows the user to have control over indivi dual dacs in the package. the control bits in this register include multiplexer output se lection (mx1 and mx0), main or sub dac selection (main /sub), standby (stby ) and individual dac clear (clr). the func tion of these bits is as follows. multiplexer selection (mx1, mx0) table 19 shows the vbias selection using mx1 and mx0 bits in the channel control register.
memory p reliminary 19 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 19. vbias s election t able main dac or sub dac selection main /sub 0 writing a 0 to this bit means that the data in the next data register write is transferred to the selected main dac. 1 writing a 1 to this bit means that the data in the next data register write is transferred to the selected sub dac. this applies to the 10-bit parallel load feature. in byte load mode, (figure 15) db0 selects the main or sub dac data registers. standby stby 0 places the selected dac and its associated linear circuitry in standby mode. 1 normal operation (default on power-up). clear clr 0 normal operation. 1 clears the output of the selected main dac to one of two conditions depending on the input coding selected. with offset binary coding the main dac output is clea red to the bottom of the transfer function, vbias/16 and with twos complement coding the main dac output is cleared to midscale vbias. the sub dac is unaffected by a clear operation. an ldac signal has to be applied to the dac for a channel clear to be implemented.
memory p reliminary 20 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 power-up conditions (power-on reset) when power is applied to the 7805alp the device powers up in a kn own condition. the device powers up in system standby (sstby) mode where all dacs in the package are in low power mode, the reference is active and the outputs of the dacs are connected internally through a high impedance to ground. figure 16 show the default conditions for the system control register. since a write to the system contro l register is required to remove the stan dby condition, relevant default conditions are only ap plicable for pd and sstby in the system control register. the following are the bits in the channel control register for which default conditions are applicable, stby, clr, mx1 and mx0. figure 17 shows the default conditions for the channel control register. f igure 16. d efault c onditions for the 7805alp s ystem c ontrol r egister on p ower -u p f igure 17. d efault c onditions for the 7805alp c hannel c ontrol r egister on p ower -u p the flowchart in figure 18 shows the steps necessary to control the 7805alp following power-on. this flowchart details the necessary steps when using th e 7805alp in its 10-bit pa rallel mode. the first step is to write to the system control register to clear the sstby bit and to configure the part for 10-bit parallel mode and select the required coding scheme. the next step is to determine whether writing is to the main or sub dac. this is achieved by writing to the channel control register. other bits that need to be configured in the channel control register are mx1 and mx0 which determine the source of the vbias for the selected dac and the channel stby and channel clr bits need to be con- figured as desired. once writing to the channel control register is complete, data can now be written to the selected main or sub dac. parallel data can also be written to the device in 8+2 format to allow interface to 8-bit processors. eight-bit mode is invoked by writing a one to the 10/8 bit in the system control register. when in the 8-bit mode the two unused data bits (db1 and db0) are used as hardware control bits and have the same timing characteristics as the address in puts. db1 is a don?t care bit when writ ing to both the syst em and channel con- trol registers; db0 acts as the mode se lect bit and must be low to enable writing to the system control register and when high enables access to the channel control register. when in the 8-bit data write mode, db1 acts as a low byte and high byte enable, when low data is written to the 8 m sbs of the dac and when high data is written to the two lsbs. db0 acts as a bit to select writing to the main or su b dac. when db0 is low, writ ing is to the main dac, and when high, writing is to the sub dac data register. in the 8+2 mode the channel control register does not have to be accessed to switch between writing to the main and sub dacs as in the 10-bit parallel
memory p reliminary 21 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 18. f lowchart for c ontrolling the 7805alp dacs in 10-bit parallel mode following power-up mode as the selection can be made using the hardware bit db0 and this will reduce the software ov erheads when accessing the dacs. clear functions there are three methods of clearing the output of the main dac in these devices. the first is the external hardware clear. an active low logic signal applied to this pin clears all the dacs in the package. the voltage to which the output is cleared will depend on the input coding selected. the main dac outputs are cleared to midscale (vbias) in twos complement format and to the bottom of the transfer function (vbias/16) in offset binary format. the second way of clearing the main dacs is a software clear by asserting the sclr bit in the system control register of the part. writing a one to this bit clears all dacs in the package. the third me thod of clearing a dac is to write a one to the clr bit in the channel control re gister. this differs from that of the system contro l register in that only the selected dacs output is cleared. the channel clear requires an ldac pulse to activate it. there is only one way of clearing the output of the sub dac and that is to use the external hardware clear. the output of the sub dac is cleared to midscale (0 v) regardless of the input coding being used. figure 19 shows a simplified diagram of the implementation of the clear functions for a single dac in the package.
memory p reliminary 22 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 19. clr f unctions for m ain and s ub dac s power-down and standby functions there are two distinct low power modes on the device, powerdown mode and standby mode. when in power-down mode all circuitry including the reference are put into low power mode and power dissipation from the package is at its minimum. f igure 20. i mplementation of p ower -d own and s tandby f unctions the standby functions allow either the selected dac or all dacs in the package to be put into low power mode. the reference is not switched off when any of the standby functions are invoked. the pd bit in the system control register is used to shut down the complete device . with a 0 in this position the refer- ence and all dacs are put into low power mode. writing a 1 to this bit puts the part in the normal operating mode. when in power-down mode the contents of all registers are retained and are valid when the device is taken out of power down. the sstby bit which resides in the system control register can be used to put all dacs and their associ- ated linear circuitry into standby mode, the sstby function does not power down the reference. the stby bit in the channel control register can be used to put a selected dac and its associated linear circuitry into standby mode. fig- ure 18 shows a simplified diagram of how the power-down and standby functions are implemented for a single dac in the package.
memory p reliminary 23 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 ldac function ldac input is a logic input that allows all dac registers to be simultaneously updated with the contents of the dac data registers. ldac input has two operating modes, a synchronous mode and an asynchronous mode. the ldac input condition is sampled on the rising edge of write. if ldac is low on the sixteenth falling clock edge or on the rising edge of wr , an automatic or synchronous update will take place. ldac input can be tied permanently low or have timing similar to that of the data inputs to operate in the synchronous mode. if ldac is high during the sample period, the 7805alpassumes an asynchronous update. when in the asynchronous mode, an ldac setup time has to be allowed following the sixteenth falling clock edge or the rising edge of wr before the ldac can be activated. analog outputs the 7805alp?s dac contains four independent voltage output main dacs with 10-bit resolution. each main dac has an associated sub dac with 8-bit resolution which can be used to offset the complete transfer function of the main dac around the vbias point. these dacs produce an output voltage in the form of vbias vswing where vswing is 15/16 of vbias. the digital input code to these dacs can be in twos complement or offset binary form. all dacs will be configured with the same input codi ng scheme which is programmed through the syst em control register. th e default co ndition on power-up is for offset binary coding. twos complement coding table 20 shows the twos complement transfer function for the main dac. t able 20. t wos c omplement c ode t able for m ain dac d igital i nput a nalog o utput
memory p reliminary 24 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 figure 21 shows the main dac transfer function for twos complement coding. any main dac output voltage can be expressed as: vout' = vbias + 1.875 x vbias x na/1024 where na is the decimal equivalent of the twos comp lement input code. na ranges from ?512 to +511. f igure 21. m ain dac o utput v oltage vs . dac i nput c odes (hex) for t wos c omplement c oding table 21 shows the twos complement transfer function for the sub dac. figure 22 shows the sub dac transfer func- tion for twos complement coding. any sub dac output voltage can be expressed as: vout" = vbias/16 x (nb/256) where nb is the decimal equivalent of the twos comp lement input code. nb ranges from ?128 to +127.
memory p reliminary 25 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 21. t wos c omplement c ode t able for s ub dac f igure 22. s ub dac o utput v oltage vs . dac i nput c odes (hex) for t wos c omplement c oding the total output for a single channel when using twos complement coding is the sum of the voltage from the main dac and the sub dac. vout = vout' + vout" = vbias + 1.875 x vbias x (n a/1024) + vbias/16 x (nb/256) = vbias x (1 + 1.875 x na/1024 + nb/4096) where na ranges from ?512 to +511 and nb ranges from ?1 28 to +127. figure 28 shows a pictorial view of the trans- fer function for any dac.
memory p reliminary 26 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 configuring the 7805alp for twos complement coding figure 23 shows a typical configuration for the 7805alp. the circuit can be used for either 3.3 v or 5 v operation and uses the internal vdd/2 as the reference for the part and 10-bit parallel interfacing is used. the following are the steps required to operate the ma in dacs in this part. f igure 23. t ypical c onfiguration for 7805alp system control register write: mode = 0, address inputs (a2, a1, a0) are don?t cares. write 020 hex configure part for 10-bit parallel, twos complement coding, normal operation channel control register write: mode = 0, address inputs (a2, a1, a0) select desired channel. write 011 hex internal vdd/2 selected as vbias for da c, and any dac data writ es that follow are to the main dac. dac data register write:
memory p reliminary 27 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 mode = 1, address inputs (a2, a1, a0) select desired channel. write xxx hex with mode = 1 all data writes are to the selected dac. xxx is the required data. 200 hex will give zero scale and 1ff hex will give full scale from the dac. table 20 and figure 21 show the analog outputs available for the above configuration. the following is the procedure required if the complete transfer function needs to be offset around the vbias point. table 21 and figure 22 show the analog output variations available from the sub dac. system control register write: mode = 0, address inputs (a2, a1, a0) are don?t cares. write 020 hex configure part for 10-bit parallel, twos complement coding, normal operation channel control register write: mode = 0, address inputs (a2, a1, a0) select desired channel. write 091 hex internal vdd/2 selected as vbias for dac, and any dac data writes that follow are to the sub dac. dac data register write: mode = 1, address inputs (a2, a1, a0) select desired channel. write xx hex with mode = 1 all data writes are to the selected dacs sub dac. xx is the required data. 7f hex will give zero sca le and 80 hex will give full scale from the sub dac. channel control register write: mode = 0, address inputs (a2, a1, a0) select desired channel. write 011 hex internal vdd/2 selected as vbias for dac, and any dac data writes that follow are to the main dac. dac data register write: mode = 1, address inputs (a2, a1, a0) select desired channel. write xxx hex with mode = 1 all data writes are to the selected main dac. xxx is the required data. 1ff hex will give zero sca le and 200 hex will give full scale from the dac. offset binary coding table 22 shows the offset binary tr ansfer function for the main dac.
memory p reliminary 28 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 t able 22. o ffset b inary c ode t able for m ain dac note: the span range is (30/16) x vbias = 1.875 x vbias f igure 24. m ain dac o utput v oltage vs . dac i nput c odes (hex) for o ffset b inary c oding figure 24 shows the main dac transfer function when offset binary coding is used. with offset binary coding selected the output voltage can be calculated as follows: vout' = vbias + 1.875 x vbias x ((na-512)/1024) where na is the decimal equivalent of the offset binary input code. na ranges from 0 to 1023. table 23 shows the offset binary transfer function for the sub dac. figure 26 shows the sub dac transfer function for offset binary coding. any sub dac output voltage can be expressed as:
memory p reliminary 29 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 vout" = vbias/16 x [(nb-128)/256] where nb is the decimal equivalent of the offset binary input code. nb ranges from 0 to 255. t able 23. o ffset b inary c ode t able for s ub dac digital input analog output f igure 25. s ub dac o utput v oltage vs . dac i nput c odes (hex) for o ffset b inary c oding
memory p reliminary 30 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f igure 26. p ictorial v iew of t ransfer f unction for a ny dac c hannel grounding and layout techniques to obtain optimum performance from the 7805alp care should be taken with the layout. causes for concern would be feedthrough from the interface bus onto the analog circuitr y particularly the reference pins and ground loops. the board should be designed such that the analog anddigital sections are separated as much as possible. ground plan- ing and shielding should be used as much as possible. digita l and analog ground planes should only be joined in one place to avoid ground loops. the ideal place to join the ground planes is at the analog and digital ground pins of the dac. alternatively a star ground should be established on the board to which all other grounds are returned. good decoupling is important in achieving optimum performance. al l supplies, analog or digital, should be decoupled with 10 mf tantalum and 0.1 mf ceramic capacitors to their respec tive grounds, and should be as close as possible to the pins of the device. the main aim of the bypassing element is to maximize the charge stor ed in the bypass loop while simultaneously minimizing the inductance of this loop. inductance in the loop acts as an impedance to high frequency transients and results in power supply spiking. by keeping the decoupling as close as possible to the device, the loop area is kept to a minimum thus reducing the possibility of power supply spikes. on the 7805alp the refout pin of the device is located next to the db9 of the data bus, to reduce the risk of digital feedthrough and noise being coupled from the digital section onto the reference, the refout pin and any trace con- nected to it should be shielded with analog ground. to reduce the noise on this reference it should be decoupled with a 0.01 mf capacitor to analog ground, keeping the capacitor as close as possible to the device. the comp pin which is the output from the internal vdd/2 reference is located next to voutd on the dac and is sensitive to noise pickup and feedthrough from the dac output and thus should be shielded with analog ground to keep this reference point as quiet as possible. the comp pin should be decoupled both to avdd and agnd with 1?10 nf ceramic capacitors. the external refin pin should also be shielded with analog ground from the digital pins located next to it. reference settling time with the refout on the 7805alp decoupled with a 0.01 mf capacitor to agnd it takes the refout approximately 2 ms to fully settle afte r taking the device out of power down. when this capacitor is reduced to 1 nf the settling time reduces to 150 ms. the size of the capacitor required on the refout depends to a large extent on the layout, if the refout is well shielded with agnd the size of the capacitor can be reduced thus reducing the settling time for the reference. the internal vdd/2 reference provided at the comp pin when decoupled with a 1 nf capacitor to both avdd and agnd has very fast settling time, typically less than 500 ns.
memory p reliminary 31 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 f28-09 note: all dimensions in inches 28 p in r ad -p ak ? f lat p ackage s ymbol d imension m in n om m ax a 0.177 0.192 0.207 b 0.015 0.017 0.022 c 0.004 0.005 0.009 d -- 0.800 0.808 e 0.400 0.410 0.420 e1 -- -- 0.440 e2 0.295 0.300 -- e3 0.000 0.055 -- e 0.050 bsc l 0.390 0.400 0.410 q 0.028 0.032 0.036 s1 0.000 0.067 -- n28
memory p reliminary 32 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 d28-08 note: all dimensions in inches 28-p in r ad -p ak ? d ual i n l ine p ackage s ymbol d imension m in n om m ax a -- 0.185 0.225 b 0.014 0.018 0.026 b2 0.045 0.050 0.065 c 0.008 0.010 0.018 d -- 1.600 1.616 e 0.585 0.595 0.605 ea 0.600 bsc ea/2 0.300 bsc e 0.100 bsc l 0.165 0.175 0.185 q 0.015 0.030 0.075 s1 0.005 0.125 -- s2 0.005 -- -- n28
memory p reliminary 33 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 important notice: these data sheets are created using the chip manufacturer?s published specifications. maxwell technologies verifies functionality by testing key parameters either by 100% testing, sample test ing or characterization. the specifications presented within these data sheets represent the latest and most accurate information available to date. however, these specifications are subject to change without notice and maxwell technologies assumes no responsibility for the us e of this information. maxwell technologies? products are not authorized for use as critical components in li fe support devices or systems without express written approval from maxwell technologies. any claim against maxwell technologies must be made within 90 days from the date of shipment from maxwell tech- nologies. maxwell technologies? liability shall be limited to replacement of defective parts.
memory p reliminary 34 all data sheets are subject to change without notice ?2001 maxwell technologies all rights reserved. 16-bit latchup protected adc 7805alp 12.19.01 rev 6 1000583 product ordering options model number feature option details 7805alp rp x x screening flow package radiation feature base product nomenclature monolithic s = maxwell class s b = maxwell class b e = engineering (testing @ +25c ) i = industrial (testing @ -55c, +25c, +125c) d = dual in-line package (dip) f = flat pack rp = rad-pak? package 16-bit latchup protected adc

▲Up To Search▲

Price & Availability of 7805ALPRPDS

	To Download 7805ALPRPDS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .